Abstract
The high capital expenditure (capex) necessary to manufacture crystalline silicon PV modules negatively affects the levelized cost of electricity (¢/kWh) and critically impacts the rate at which the PV industry can scale up. Wafer, cell, and module fabrication with thin free-standing silicon wafers is one key to reduce capex. Thin wafers reduce capex associated with silicon refining and wafer fabrication, which together sum to 58% of the total capex of silicon module manufacturing. In addition, thin wafers directly and significantly reduce variable costs. However, introducing 50 μm thin free-standing wafers into today's manufacturing lines result in cracking, creating a yield-based disincentive. Due to the brittle nature of silicon, wafer breakage is the major concern due to the high stress that is induced during processes in manufacturing lines. In this paper, we describe an improved method for edge micro-crack detection that can help enable low-capex, thin free-standing Si wafers. We present a method of detecting and measuring cracks along wafer edges by using a dark-field IR scattering imaging technique which enables detection of edge cracks at the micron scale. 
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Introduction
One of the challenges in today's photovoltaic (PV) industry is the high capital expenditure (capex) to manufacture crystalline silicon PV modules, which comprises ~22% of the minimum sustainable price of PV modules [1] . In addition, nearly 52% of silicon capex is embedded in polysilicon and wafer manufacturing, negatively affecting the cost-per-watt ($/W), levelized cost of electricity (LCOE) (¢/kWh), and preventing the scale up of the PV industry (ref. [1] for the year 2015). To reduce this market limitation, approaches to reduce capex have been developed [2] and include: i) increase of tool throughput e.g. production volume and yield (m 2 per unit time), ii) improvement of solar cell conversion efficiency (W per m 2 ), and iii) reduction of silicon usage per wafer. Kerfless technologies represent a promising approach to reduce the required amount of silicon, since wafer with the same thickness can be produced with less silicon compared to the standard ingot-based growth methods.
In addition, since the silicon wafer is the largest cost component in finished solar cells, it is widely accepted that a reduction of silicon wafer thickness without a decrease in yield will lower solar energy costs [3, 4] . By using thinner wafers in manufacturing lines, polysilicon and crystal growth capex is reduced (proportionally with grams-ofsilicon-per-watt); therefore, thin silicon has the potential to reduce poly-to-module capex by roughly 45% (see Fig.  1 ). The total capex is shown as a function of Si wafer thickness, which was varied between 20 and 210 µm, assuming different manufacturing yields from polysilicon to the final module (92%, 80% and 65%).
Si wafer thickness has decreased steadily over the years, but not as quickly as predicted despite the agreed cost benefits of thinner wafers. Handling and processing thin Si wafers (40 -100 µm) is difficult and manufacturing yield is unacceptably low. Since micro-crack defects are more critical in thinner wafers due to the lower breakage force [5] , they can seriously impede the solar cell performance and reliability of the module. On one side, the reduced thickness of the wafer implies that the wafer is more flexible, which means that the deflection is higher for the same applied force [6] . On the other side, the mechanical stress which can be applied to the wafer before failure decreases with wafer thickness. As a result, a crack will propagate from a smaller in-plane tensile stress when a force is applied normal to the crack plane (known as mode I fracture) [7] . In order to decrease the breakage rate of thinner wafers, the requirements for reducing mechanical loads during processing steps (e.g sawing, interconnection of cells, handling and transport) have to be adjusted. In addition, inline edge crack detection tools have to be improved and/or new techniques must be developed to allow for a non-destructive, fast, and accurate method of crack detection and characterization for thinner wafers with a wide variety of crack types [8] .
State-of-the-art technologies for crack detection in silicon materials include: photoluminescence (PL) [9] , optical transmission [10, 11] , infrared (IR) lock-in thermography (LIT) [12] , scanning acoustic microscopy (SAM) [13] , and dark-field IR scattering [14] . Although all these techniques are suitable for detecting cracks within the wafer, they have several disadvantages for detecting edge cracks; especially cracks with less than a few millimetres in length. In particular, PL has difficulty detecting edge cracks since the technique is based on measuring the reduction in minority carrier lifetimes, yet at early stages in cell fabrication, the edges themselves reduce the local lifetime [9] . Optical transmission is challenging because it relies on reduced transmission when a crack is present; thus, the method inherently has a low signal-to-noise ratio (SNR) [10, 11] . LIT is a powerful technique that utilizes IR photons to generate a specific temperature pattern, but only cracks with tiny tips and a triangular shape at the surface can be detected [12] . In SAM, the image is generated due to acoustic impedance mismatch caused by micro-cracks, but only cracks 5 -10 µm can be detected, neglecting larger cracks [13] .
Light scattering is a non-invasive technique which allows us to determine structures down to the sub-micron scale with a high SNR. Industrially-available tools detect edge micro-cracks down to ~3 mm in length. However, for thin wafers less than 150 µm, there is a need for detection of even smaller cracks in order to avoid breakage during cell and module fabrication. As shown by Ortner et al. [14] , cracks smaller than 1 mm in length can lead to a breakage of 20% of the wafer somewhere in the module production line. Thus, there is still an industrial need for improving edge crack detection tools. Enabling these tools requires a better understanding of the underlying physics of crack detection in order to overcome these limitations.
Building on the industrially-available dark-field light scattering approach described in [14] , the goal of this work is to establish a reliable method for detecting edge micro-cracks by exploring the trade-off between field of view (FOV), incident light angle, and detectable crack length. Our new approach shows the potential to be used as a screening tool or as inline modification in existing industry tools, detecting micro-cracks less than a millimeter in length.
Experimental
Multicrystalline silicon (mc-Si) wafers with a thickness of 180 µm were used. Edge cracks were either intentionally induced or wafers with known cracks were used. For detecting edge cracks, a broad-response InGaAs camera (320  256-pixel array) was employed in a dark-field IR scattering setup (Fig. 2a) . Since the spatial resolution of the camera is limited by optics and the pixel array, a 5 objective was equipped with different extension tubes (80 mm, 50 mm, 25 mm, and 15 mm) for high-resolution images. An incandescent light source was used for edge illumination, and the incident angle was varied. 
Results and discussion

Capex as a function of wafer thickness
Dark-field IR scattering setup
A schematic of the dark-field IR scattering setup is shown in Fig. 2a . In this configuration, the wafer edge is illuminated from the side with an incandescent light source. If the angle of incidence of the incoming light beam is above the critical angle, total internal reflection (TIR) occurs at the interface of materials with two different refractive indices n 1 and n 2 (Fig. 2b) . Refractive indices for silicon and air are 3.7 (at 800 nm) and 1, respectively, so TIR is achieved with an incident angle of ~13. Hence, the light is reflected at the interface and the radiation is confined and propagates within the bulk. If a crack is present, elastic scattering (Rayleigh scattering) occurs at the crack and the light changes direction compared to the incident light. The requirements of TIR are not fulfilled anymore and the light can exit the sample surface (Fig. 2c) and can be detected by the camera.
Dark-field IR scattering images
As proof of concept, an edge crack of a mc-Si wafer was imaged under different light directions, maintaining TIR conditions. Here, cracks were imaged perpendicular and in-line with the illumination direction under different entering conditions to investigate the scattering behavior and intensity (compare configuration for imaging in Fig.  2d ). In general, the presence of a crack is measured by scattering events along its length and can be seen as bright spots. The scattering intensity strongly depends on the light direction when imaged under TIR conditions. The images shown in Fig. 3a and 3b were imaged from the side, thus perpendicular to the crack direction (also compare Fig 2d, perpendicular configuration) at an entering angle of 13 which fulfils the TIR conditions. The images were taken with a 5 objective and an 80 mm extension tube resulting in a FOV of 5.7 µm/pixel. Fig 3a was imaged from the side, the light source pointed downwards to the wafer edge (configuration 1). Image 3b was measured with the light source pointing upwards from the side of the wafer edge (configuration 2). The images shown in Fig. 3c and 3d were imaged under front illumination, in-line with the crack propagation direction (compare in-line configuration in Fig. 2d ). Fig. 3c was imaged under front illumination of the wafer edge from the top (the light source was pointed downwards, configuration 3) whereas 3d was imaged in a configuration where the light source was pointed upwards to the wafer edge. Comparing all different light direction scenarios, the scattering intensity strongly depends on the direction of edge illumination related to the crack direction, measured under TIR conditions. If the crack is illuminated perpendicular to the crack propagation direction, the highest light scattering intensity and contrast is achieved as can be seen in Fig.  3a . Further, illumination from the top seems to be more suitable for our scattering setup. One possibility why cracks illuminated from the top show an enhanced intensity could be related to their scattering behavior. Cracks with rather flat internal surfaces do not scatter light omnidirectionally [14] ; thus, the light reflection could exit the wafer surface opposite to the camera. To determine the spatial resolution of our setup as a function of field of view (FOV), we used a 5 objective equipped with different extension tube lengths (Fig. 4) . Scattering images taken with a 5 objective and the following extension tubes are shown: 50 mm (a), 25 mm (b), 15 mm (c), and no extension tube (d). To evaluate the images, the same edge crack is imaged as shown in Fig. 3 , which was taken with an 80 mm extension tube. As seen in Fig. 4a , a high-resolution scattering image of the crack is achieved, revealing a V-shape of the crack directly at the edge of the wafer. By decreasing the extension tubes and therefore increasing the FOV, this feature can not be resolved anymore and is superimposed by edge light scattering at the crack (Fig. 4b-d ). In addition, the overall scattering intensity decreases with an increased FOV. Note, that no scattering at grains and grain boundaries is visible, which is due to the similar refractive indices and absorption of grains [14] . However, additional bright spots are seen in the images which are due to surface impurities causing additional reflection. One possibility to eliminate false positive results in our setup is to decouple surface features from cracks. For example, this can be done by using different filters or by using different light sources. The idea is that photons with a higher energy than 1.1 eV will be absorbed and reflected by the silicon surface whereas photons with a lower energy than 1.1 eV will be transmitted, scattered at a crack, and reflected by the Si surface. By taking two images and subsequently subtracting the images, one can unambiguously distinguish a surface crack from a surface feature.
Conclusion
In this contribution, we present a method for detection edge micro-cracks with a high SNR. Since there is still an industrial need for improved crack detection tools, we used an approach based on a better understanding of the underlying physics of crack detection. By using a modified imaging approach, we determined the trade-off between FOV, incident light angle, and light direction. By varying the illumination direction (e.g. perpendicular or in-line with the crack propagation direction), we could increase the sensitivity of edge crack detection. Our presented approach has the potential to detect cracks which are smaller than 500 m in length, which shows an increased resolution of 4-6 times compared to industry-available tools. Since the critical crack length will decrease for thinner wafers due to a lower breakage force, it is even more important to modify and develop additional inline crack detection tools. However, we also note that for industry applications, the screening throughput of wafers has to be increased as well as the sensitivity to unambiguously distinguish between a surface feature and a crack to avoid false positive results in a manufacturing line.
